"Timing diagram for CNPC interleaver implementation on FPGA."

Gwonhan Mun, Kunseok Kang, Daeho Kim (2021)

> Home

Details and statistics

DOI: 10.1109/ICAIIC51459.2021.9415266

access: closed

type: Conference or Workshop Paper

metadata version: 2024-03-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icaiic/MunKK21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icaiic/MunKK21
Gwonhan Mun, Kunseok Kang, Daeho Kim:
Timing diagram for CNPC interleaver implementation on FPGA. ICAIIC 2021: 381-384

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.