"High Speed, Area and Power Efficient 32-bit Vedic Multipliers."

Mounika Mulkalapally et al. (2016)

> Home

Details and statistics

DOI: 10.1145/2967878.2967890

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icccnt/MulkalapallyMGN16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icccnt/MulkalapallyMGN16
Mounika Mulkalapally, Jacob Manning, Paul Gatewood, Tooraj Nikoubin:
High Speed, Area and Power Efficient 32-bit Vedic Multipliers. ICCCNT 2016: 11:1-11:7

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.