"An FPGA implementation of low-latency video transmission system using ..."

Takahiro Inatsuki et al. (2015)

> Home

Details and statistics

DOI: 10.1109/ICDSP.2015.7252041

access: closed

type: Conference or Workshop Paper

metadata version: 2023-06-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icdsp/InatsukiMMTM15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icdsp/InatsukiMMTM15
Takahiro Inatsuki, Masato Matsuura, Kosuke Morinaga, Hiroshi Tsutsui, Yoshikazu Miyanaga:
An FPGA implementation of low-latency video transmission system using lossless and near-lossless line-based compression. DSP 2015: 1062-1066

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.