"A high speed FPGA implementation of the 2D DCT for Ultra High Definition ..."

Paris Kitsos et al. (2013)

> Home

Details and statistics

DOI: 10.1109/ICDSP.2013.6622742

access: closed

type: Conference or Workshop Paper

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icdsp/KitsosVDS13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icdsp/KitsosVDS13
Paris Kitsos, Nikolaos S. Voros, Tasos Dagiuklas, Athanassios N. Skodras:
A high speed FPGA implementation of the 2D DCT for Ultra High Definition video coding. DSP 2013: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.