"High-speed and memory-efficient architecture for 2-D 1-Level discrete ..."

Hui Hou et al. (2008)

> Home

Details and statistics

DOI: 10.1109/ICECS.2008.4674896

access: closed

type: Conference or Workshop Paper

metadata version: 2018-08-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icecsys/HouCZLT08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/HouCZLT08
Hui Hou, Wei Cao, Fan-jiong Zhang, Jinmei Lai, Jiarong Tong:
High-speed and memory-efficient architecture for 2-D 1-Level discrete wavelet transform. ICECS 2008: 486-489

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.