"Fast and Efficient On-Chip Interconnection Delay Modeling for High Speed ..."

A. R. Aswatha, T. G. Basavaraju, Subir Kumar Sarkar (2008)

> Home

Details and statistics

DOI: 10.1109/ICETET.2008.87

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/icetet/AswathaBS08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icetet/AswathaBS08
A. R. Aswatha, T. G. Basavaraju, Subir Kumar Sarkar:
Fast and Efficient On-Chip Interconnection Delay Modeling for High Speed VLSI Systems. ICETET 2008: 414-417

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.