"Hardware implementation of a background substraction algorithm in ..."

Elisa Calvo-Gallego, Santiago Sánchez-Solano, Piedad Brox Jiménez (2015)

> Home

Details and statistics

DOI: 10.1109/ICIT.2015.7125340

access: closed

type: Conference or Workshop Paper

metadata version: 2020-12-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icit2/Calvo-GallegoSJ15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icit2/Calvo-GallegoSJ15
Elisa Calvo-Gallego, Santiago Sánchez-Solano, Piedad Brox Jiménez:
Hardware implementation of a background substraction algorithm in FPGA-based platforms. ICIT 2015: 1688-1693

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.