"A Novel 3D Stacked Vertical-Channel High-Voltage Peripheral Transistor for ..."

Teng-Hao Yeh et al. (2025)

> Home

Details and statistics

DOI: 10.1109/IMW61990.2025.11026955

access: closed

type: Conference or Workshop Paper

metadata version: 2025-06-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/imw2/YehLCWL25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/imw2/YehLCWL25
Teng-Hao Yeh, Hang-Ting Lue, Wei-Chen Chen, Keh-Chung Wang, Chih-Yuan Lu:
A Novel 3D Stacked Vertical-Channel High-Voltage Peripheral Transistor for Largely Scaled the WL Driver Circuit of 1000-layer 3D NAND Flash. IMW 2025: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.