"Qtenon: Towards Low-Latency Architecture Integration for Accelerating ..."

Chenning Tao et al. (2025)

> Home

Details and statistics

DOI: 10.1145/3695053.3731087

access: closed

type: Conference or Workshop Paper

metadata version: 2025-09-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isca/TaoL0CSZLZY25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isca/TaoL0CSZLZY25
Chenning Tao, Liqiang Lu, Size Zheng, Li-Wen Chang, Minghua Shen, Hanyu Zhang, Fangxin Liu, Kaiwen Zhou, Jianwei Yin:
Qtenon: Towards Low-Latency Architecture Integration for Accelerating Hybrid Quantum-Classical Computing. ISCA 2025: 299-312

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.