"An all-digital PLL with cascaded dynamic phase average loop for wide ..."

Pao-Lung Chen, Ching-Che Chung, Chen-Yi Lee (2005)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2005.1465725

access: closed

type: Conference or Workshop Paper

metadata version: 2017-06-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/ChenCL05a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/ChenCL05a
Pao-Lung Chen, Ching-Che Chung, Chen-Yi Lee:
An all-digital PLL with cascaded dynamic phase average loop for wide multiplication range applications. ISCAS (5) 2005: 4875-4878

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.