"VLSI architecture design of weighted mode filter for Full-HD depth map ..."

Li-De Chen, Yu-Ling Hsiao, Chao-Tsung Huang (2016)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2016.7538865

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/ChenHH16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/ChenHH16
Li-De Chen, Yu-Ling Hsiao, Chao-Tsung Huang:
VLSI architecture design of weighted mode filter for Full-HD depth map upsampling at 30fps. ISCAS 2016: 1578-1581

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.