"A delay compensation technique for n-phase clock generation with 2(N-1) ..."

Xu Chen, Jin Liu (2005)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2005.1465728

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/ChenL05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/ChenL05
Xu Chen, Jin Liu:
A delay compensation technique for n-phase clock generation with 2(N-1) delay units. ISCAS (5) 2005: 4887-4890

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.