"A reconfigurable inverse transform architecture design for HEVC decoder."

Pai-Tse Chiang, Tian-Sheuan Chang (2013)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2013.6572019

access: closed

type: Conference or Workshop Paper

metadata version: 2017-06-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/ChiangC13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/ChiangC13
Pai-Tse Chiang, Tian-Sheuan Chang:
A reconfigurable inverse transform architecture design for HEVC decoder. ISCAS 2013: 1006-1009

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.