default search action
"Dual clock rate block data parallel architecture."
An-Te Deng, Winser E. Alexander (2003)
- An-Te Deng, Winser E. Alexander:
Dual clock rate block data parallel architecture. ISCAS (4) 2003: 532-535
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.