"High Throughput Accelerator Interface Framework for a Linear ..."

Xiangwei Li et al. (2020)

> Home

Details and statistics

DOI: 10.1109/ISCAS45731.2020.9181072

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/LiVMFJ20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/LiVMFJ20
Xiangwei Li, Kizheppatt Vipin, Douglas L. Maskell, Suhaib A. Fahmy, Abhishek Kumar Jain:
High Throughput Accelerator Interface Framework for a Linear Time-Multiplexed FPGA Overlay. ISCAS 2020: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.