"A novel methodology for designing high-performance and low-power FPGA ..."

Kostas Siozios, Dimitrios Soudris, Adonios Thanailakis (2006)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2006.1693600

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/SioziosST06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/SioziosST06
Kostas Siozios, Dimitrios Soudris, Adonios Thanailakis:
A novel methodology for designing high-performance and low-power FPGA interconnection targeting DSP applications. ISCAS 2006

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.