"A 2-GHz 6.1-mA Fully-Differential CMOS Phase-Locked Loop."

Li Zhang et al. (2007)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2007.378615

access: closed

type: Conference or Workshop Paper

metadata version: 2020-08-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/ZhangCWCYW07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/ZhangCWCYW07
Li Zhang, Baoyong Chi, Zhihua Wang, Hongyi Chen, Jinke Yao, Ende Wu:
A 2-GHz 6.1-mA Fully-Differential CMOS Phase-Locked Loop. ISCAS 2007: 2447-2450

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.