Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Design of a Low Complexity and Fast Hardware Architecture for Digital ..."

Sudip Ghosh et al. (2014)

> Home

Details and statistics

DOI: 10.1109/ISED.2014.22

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/ised/0001BMR14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ised/0001BMR14
Sudip Ghosh, Arijit Biswas, Santi P. Maity, Hafizur Rahaman:
Design of a Low Complexity and Fast Hardware Architecture for Digital Image Watermarking in FWHT Domain on FPGA. ISED 2014: 68-72

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.