"Multiple-Valued Floating-Gate-MOS Pass Logic and its Application to ..."

Takahiro Hanyu, Kaname Teranishi, Michitaka Kameyama (1998)

> Home

Details and statistics

DOI: 10.1109/ISMVL.1998.679469

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/ismvl/HanyuTK98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/HanyuTK98
Takahiro Hanyu, Kaname Teranishi, Michitaka Kameyama:
Multiple-Valued Floating-Gate-MOS Pass Logic and its Application to Logic-in-Memory VLSI. ISMVL 1998: 270-275

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.