"Implementation of an MRAM-Based Edge AI Hardware with a Fine-Grained ..."

Tomohiro Yoneda et al. (2025)

> Home

Details and statistics

DOI: 10.1109/ISMVL64713.2025.00010

access: closed

type: Conference or Workshop Paper

metadata version: 2025-06-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ismvl/YonedaTTNSH25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/YonedaTTNSH25
Tomohiro Yoneda, Yasuhiro Takako, Akira Tamakoshi, Masanori Natsui, Daisuke Suzuki, Takahiro Hanyu:
Implementation of an MRAM-Based Edge AI Hardware with a Fine-Grained Power-Gating Technique. ISMVL 2025: 4-9

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.