"Physical-aware system-level design for tiled hierarchical chip ..."

Jordi Cortadella et al. (2013)

Details and statistics

DOI: 10.1145/2451916.2451920

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-14

a service of  Schloss Dagstuhl - Leibniz Center for Informatics