"Implementation of SM4 on FPGA: Trade-Off Analysis between Area and Speed."

Zhenyu Guan et al. (2018)

> Home

Details and statistics

DOI: 10.1109/IISR.2018.8535613

access: closed

type: Conference or Workshop Paper

metadata version: 2025-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isr2/GuanLSLSL18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isr2/GuanLSLSL18
Zhenyu Guan, Yunhao Li, Tao Shang, Jianwei Liu, Maopeng Sun, Yin Li:
Implementation of SM4 on FPGA: Trade-Off Analysis between Area and Speed. ISR 2018: 192-197

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.