"A calibration-free 800MHz fractional-N digital PLL with embedded TDC."

Mike Shuo-Wei Chen, David K. Su, Srenik S. Mehta (2010)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2010.5433844

access: closed

type: Conference or Workshop Paper

metadata version: 2022-03-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/ChenSM10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/ChenSM10
Mike Shuo-Wei Chen, David K. Su, Srenik S. Mehta:
A calibration-free 800MHz fractional-N digital PLL with embedded TDC. ISSCC 2010: 472-473

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.