"2.4 A 2-to-16GHz BiCMOS ΔΣ fractional-N PLL synthesizer with ..."

Tino Copani et al. (2016)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2016.7417897

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/CopaniACAMC16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/CopaniACAMC16
Tino Copani, Claudio Asero, Matteo Colombo, Paolo Aliberti, Giuseppe Martino, Francesco Clerici:
2.4 A 2-to-16GHz BiCMOS ΔΣ fractional-N PLL synthesizer with integrated VCOs and frequency doubler for wireless backhaul applications. ISSCC 2016: 42-43

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.