"A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation."

Chun-Cheng Liu et al. (2010)

Details and statistics

DOI: 10.1109/ISSCC.2010.5433970

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

a service of  Schloss Dagstuhl - Leibniz Center for Informatics