"A 265μW Fractional-N Digital PLL with Seamless Automatic Switching ..."

Hanli Liu et al. (2019)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2019.8662374

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/LiuSHDSPWWSSO19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/LiuSHDSPWWSSO19
Hanli Liu, Zheng Sun, Hongye Huang, Wei Deng, Teerachot Siriburanon, Jian Pang, Yun Wang, Rui Wu, Teruki Someya, Atsushi Shirane, Kenichi Okada:
A 265μW Fractional-N Digital PLL with Seamless Automatic Switching Subsampling/Sampling Feedback Path and Duty-Cycled Frequency-Locked Loop in 65nm CMOS. ISSCC 2019: 256-258

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.