"7.2 4Mb STT-MRAM-based cache with memory-access-aware power optimization ..."

Hiroki Noguchi et al. (2016)

Details and statistics

DOI: 10.1109/ISSCC.2016.7417942

access: closed

type: Conference or Workshop Paper

metadata version: 2024-03-22

a service of  Schloss Dagstuhl - Leibniz Center for Informatics