"A 16nm 785GMACs/J 784-Core Digital Signal Processor Array With a ..."

Uneeb Rathore et al. (2022)

> Home

Details and statistics

DOI: 10.1109/ISSCC42614.2022.9731582

access: closed

type: Conference or Workshop Paper

metadata version: 2023-01-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/RathoreNIM22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/RathoreNIM22
Uneeb Rathore, Sumeet Singh Nagi, Subramanian S. Iyer, Dejan Markovic:
A 16nm 785GMACs/J 784-Core Digital Signal Processor Array With a Multilayer Switch Box Interconnect, Assembled as a 2×2 Dielet with 10μm-Pitch Inter-Dielet I/O for Runtime Multi-Program Reconfiguration. ISSCC 2022: 52-54

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.