"16.3 A 28nm 384kb 6T-SRAM Computation-in-Memory Macro with 8b Precision ..."

Jian-Wei Su et al. (2021)

> Home

Details and statistics

DOI: 10.1109/ISSCC42613.2021.9365984

access: closed

type: Conference or Workshop Paper

metadata version: 2025-09-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/SuCLLLWCHRPLCSL21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/SuCLLLWCHRPLCSL21
Jian-Wei Su, Yen-Chi Chou, Ruhui Liu, Ta-Wei Liu, Pei-Jung Lu, Ping-Chun Wu, Yen-Lin Chung, Li-Yang Hung, Jin-Sheng Ren, Tianlong Pan, Sih-Han Li, Shih-Chieh Chang, Shyh-Shyuan Sheu, Wei-Chung Lo, Chih-I Wu, Xin Si, Chung-Chuan Lo, Ren-Shuo Liu, Chih-Cheng Hsieh, Kea-Tiong Tang, Meng-Fan Chang:
16.3 A 28nm 384kb 6T-SRAM Computation-in-Memory Macro with 8b Precision for AI Edge Chips. ISSCC 2021: 250-252

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.