"A 33Mpixel CMOS imager with multi-functional 3-stage pipeline ADC for ..."

Toshio Yasue et al. (2018)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2018.8310198

access: closed

type: Conference or Workshop Paper

metadata version: 2024-09-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/YasueTFNYSKJWNK18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/YasueTFNYSKJWNK18
Toshio Yasue, Kohei Tomioka, Ryohei Funatsu, Tomohiro Nakamura, Takahiro Yamasaki, Hiroshi Shimamoto, Tomohiko Kosugi, Sung-Wook Jun, Takashi Watanabe, Masanori Nagase, Toshiaki Kitajima, Satoshi Aoyama, Shoji Kawahito:
A 33Mpixel CMOS imager with multi-functional 3-stage pipeline ADC for 480fps high-speed mode and 120fps low-noise mode. ISSCC 2018: 90-92

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.