"A Timing Error Mitigation Technique for High Performance Designs."

Mehrnaz Ahmadi, Bijan Alizadeh, Behjat Forouzandeh (2015)

> Home

Details and statistics

DOI: 10.1109/ISVLSI.2015.29

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/AhmadiAF15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/AhmadiAF15
Mehrnaz Ahmadi, Bijan Alizadeh, Behjat Forouzandeh:
A Timing Error Mitigation Technique for High Performance Designs. ISVLSI 2015: 428-433

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.