"Area-Efficient Digital Design Using RRAM-CMOS Standard Cells."

Markus Fritscher et al. (2024)

> Home

Details and statistics

DOI: 10.1109/ISVLSI61997.2024.00026

access: closed

type: Conference or Workshop Paper

metadata version: 2024-10-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isvlsi/FritscherUORCSSKFRKW24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/FritscherUORCSSKFRKW24
Markus Fritscher, Max Uhlmann, Philip Ostrovskyy, Daniel Reiser, Junchao Chen, Markus Andreas Schubert, Carsten Schulze, Gerhard Kahmen, Dietmar Fey, Marc Reichenbach, Milos Krstic, Christian Wenger:
Area-Efficient Digital Design Using RRAM-CMOS Standard Cells. ISVLSI 2024: 81-87

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.