"Boosting Multiple Multipliers Packing on FPGA DSP Blocks via Truncation ..."

Behnam Ghavami et al. (2024)

> Home

Details and statistics

DOI: 10.1109/ISVLSI61997.2024.00049

access: closed

type: Conference or Workshop Paper

metadata version: 2024-10-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isvlsi/GhavamiSSW24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/GhavamiSSW24
Behnam Ghavami, Mahdi Sajadi, Lesley Shannon, Steve Wilton:
Boosting Multiple Multipliers Packing on FPGA DSP Blocks via Truncation and Compensation-based Approximation. ISVLSI 2024: 222-227

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.