"Configurable Architecture for Double/Two-Parallel Single Precision ..."

Manish Kumar Jaiswal et al. (2014)

> Home

Details and statistics

DOI: 10.1109/ISVLSI.2014.45

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/JaiswalCBP14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/JaiswalCBP14
Manish Kumar Jaiswal, Ray C. C. Cheung, M. Balakrishnan, Kolin Paul:
Configurable Architecture for Double/Two-Parallel Single Precision Floating Point Division. ISVLSI 2014: 332-337

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.