"A Low-Power Low-Skew Current-Mode Clock Distribution Network in 90nm CMOS ..."

Naveen Kumar Kancharapu et al. (2011)

> Home

Details and statistics

DOI: 10.1109/ISVLSI.2011.80

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/KancharapuDMBS11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/KancharapuDMBS11
Naveen Kumar Kancharapu, Marshnil Vipin Dave, Veerraju Masimukkula, Maryam Shojaei Baghini, Dinesh Kumar Sharma:
A Low-Power Low-Skew Current-Mode Clock Distribution Network in 90nm CMOS Technology. ISVLSI 2011: 132-137

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.