"Hardware/Software Co-Exploration for Graph Neural Architectures on FPGAs."

Qing Lu et al. (2022)

> Home

Details and statistics

DOI: 10.1109/ISVLSI54635.2022.00079

access: closed

type: Conference or Workshop Paper

metadata version: 2024-07-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isvlsi/LuJJHS22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/LuJJHS22
Qing Lu, Weiwen Jiang, Meng Jiang, Jingtong Hu, Yiyu Shi:
Hardware/Software Co-Exploration for Graph Neural Architectures on FPGAs. ISVLSI 2022: 358-362

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.