"FPGA Based Novel High Speed DAQ System Design with Error Correction."

Swagata Mandal et al. (2015)

> Home

Details and statistics

DOI: 10.1109/ISVLSI.2015.80

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/MandalSCSPC15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/MandalSCSPC15
Swagata Mandal, Suman Sau, Amlan Chakrabarti, Jogendra Saini, Sushanta Kumar Pal, Subhasish Chattopadhyay:
FPGA Based Novel High Speed DAQ System Design with Error Correction. ISVLSI 2015: 80-85

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.