"Thermal-Aware Preemptive Test Scheduling for Network-on-Chip Based 3D ICs."

Kanchan Manna et al. (2016)

> Home

Details and statistics

DOI: 10.1109/ISVLSI.2016.75

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/MannaSC016
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/MannaSC016
Kanchan Manna, Chatla Swamy Sagar, Santanu Chattopadhyay, Indranil Sengupta:
Thermal-Aware Preemptive Test Scheduling for Network-on-Chip Based 3D ICs. ISVLSI 2016: 529-534

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.