"Characterizing the L1 Data Cache's Vulnerability to Transient Errors in ..."

Li Tang et al. (2011)

> Home

Details and statistics

DOI: 10.1109/ISVLSI.2011.23

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-17

- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/TangWHH11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/TangWHH11
Li Tang, Shuai Wang, Jie S. Hu, Xiaobo Sharon Hu:
Characterizing the L1 Data Cache's Vulnerability to Transient Errors in Chip-Multiprocessors. ISVLSI 2011: 266-271

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.