"Compact 6T-SRAM Using Bottom-Gate Transistor in FD-SOI Process for ..."

Madhava Sarma Vemuri, Tanvir Ahmed, Umamaheswara Rao Tida (2024)

> Home

Details and statistics

DOI: 10.1109/ISVLSI61997.2024.00140

access: closed

type: Conference or Workshop Paper

metadata version: 2025-03-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isvlsi/VemuriAT24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/VemuriAT24
Madhava Sarma Vemuri, Tanvir Ahmed, Umamaheswara Rao Tida:
Compact 6T-SRAM Using Bottom-Gate Transistor in FD-SOI Process for Monolithic-3D Integration. ISVLSI 2024: 725-729

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.