"12Gbps SerDes Jitter Tolerance BIST in production loopback testing with ..."

Yi Cai et al. (2013)

> Home

Details and statistics

DOI: 10.1109/TEST.2013.6651882

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/itc/CaiFCOR13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/itc/CaiFCOR13
Yi Cai, Liming Fang, Ivan Chan, Max Olsen, Kevin Richter:
12Gbps SerDes Jitter Tolerance BIST in production loopback testing with enhanced spread spectrum clock generation circuit. ITC 2013: 1-8

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.