"A Test-Clock Reduction Method for Scan-Designed Circuits."

Jau-Shien Chang, Chen-Shang Lin (1994)

Details and statistics

DOI: 10.1109/TEST.1994.527967

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

a service of  Schloss Dagstuhl - Leibniz Center for Informatics