Stop the war!
default search action
"A Test-Clock Reduction Method for Scan-Designed Circuits."
Jau-Shien Chang, Chen-Shang Lin (1994)
- Jau-Shien Chang, Chen-Shang Lin:
A Test-Clock Reduction Method for Scan-Designed Circuits. ITC 1994: 331-339
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.