"Sequential logic synthesis for testability using register-transfer level ..."

Abhijit Ghosh, Srinivas Devadas, A. Richard Newton (1990)

> Home

Details and statistics

DOI: 10.1109/TEST.1990.114033

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/itc/GhoshDN90
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/itc/GhoshDN90
Abhijit Ghosh, Srinivas Devadas, A. Richard Newton:
Sequential logic synthesis for testability using register-transfer level descriptions. ITC 1990: 274-283

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.