"A Built-In Self-Test Circuit with Timing Margin Test Function in a 1Gbit ..."

Narumi Sakashita et al. (1996)

> Home

Details and statistics

DOI: 10.1109/TEST.1996.556977

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/itc/SakashitaOSSHTKKYA96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/itc/SakashitaOSSHTKKYA96
Narumi Sakashita, Fumihiro Okuda, Ken'ichi Shimomura, Hiroki Shimano, Mitsuhiro Hamada, Tetsuo Tada, Shinji Komori, Kazuo Kyuma, Akihiko Yasuoka, Haruhiko Abe:
A Built-In Self-Test Circuit with Timing Margin Test Function in a 1Gbit Synchronous DRAM. ITC 1996: 319-324

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.