"34.1Gbps Low Jitter, Low BER High-Speed Parallel CMOS Interface for ..."

Daisuke Watanabe, Masakatsu Suda, Toshiyuki Okayasu (2004)

> Home

Details and statistics

DOI: 10.1109/TEST.2004.1387399

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/itc/WatanabeSO04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/itc/WatanabeSO04
Daisuke Watanabe, Masakatsu Suda, Toshiyuki Okayasu:
34.1Gbps Low Jitter, Low BER High-Speed Parallel CMOS Interface for Interconnections in High-Speed Memory Test System. ITC 2004: 1255-1262

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.