"An Optimized DFT and Test Pattern Generation Strategy for an Intel High ..."

David M. Wu et al. (2004)

> Home

Details and statistics

DOI: 10.1109/TEST.2004.1386935

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/itc/WuLRJST04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/itc/WuLRJST04
David M. Wu, Mike Lin, Madhukar Reddy, Talal Jaber, Anil Sabbavarapu, Larry Thatcher:
An Optimized DFT and Test Pattern Generation Strategy for an Intel High Performance Microprocessor. ITC 2004: 38-47

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.