Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"A Technique Using PUFs for Protecting Circuit Layout Designs against ..."

Dai Yamamoto et al. (2014)

> Home

Details and statistics

DOI: 10.1007/978-3-319-09843-2_13

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iwsec/YamamotoTST14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iwsec/YamamotoTST14
Dai Yamamoto, Masahiko Takenaka, Kazuo Sakiyama, Naoya Torii:
A Technique Using PUFs for Protecting Circuit Layout Designs against Reverse Engineering. IWSEC 2014: 158-173

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.