"A Calibrated Memristor Model Implementation for an SR-Latch Based on ..."

Martín Gavilánez, Silvana Guitarra (2024)

> Home

Details and statistics

DOI: 10.1109/LASCAS60203.2024.10506178

access: closed

type: Conference or Workshop Paper

metadata version: 2024-05-31

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/lascas/GavilanezG24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/lascas/GavilanezG24
Martín Gavilánez, Silvana Guitarra:
A Calibrated Memristor Model Implementation for an SR-Latch Based on CMOS-Memristor Technology. LASCAS 2024: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.