"Accelerating Non-Negative Matrix Factorization on Embedded FPGA with ..."

Yizhi Chen et al. (2022)

> Home

Details and statistics

DOI: 10.1109/MCSOC57363.2022.00070

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/mcsoc/ChenNLG22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mcsoc/ChenNLG22
Yizhi Chen, Yarib Nevarez, Zhonghai Lu, Alberto García-Ortiz:
Accelerating Non-Negative Matrix Factorization on Embedded FPGA with Hybrid Logarithmic Dot-Product Approximation. MCSoC 2022: 239-246

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.