"Deriving Pipeline Models for Timing Analysis from High-Level HDL Processor ..."

Samira Ait Bensaid et al. (2022)

> Home

Details and statistics

DOI: 10.1109/MEMOCODE57689.2022.9954598

access: closed

type: Conference or Workshop Paper

metadata version: 2022-12-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/memocode/BensaidATJ22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/memocode/BensaidATJ22
Samira Ait Bensaid, Mihail Asavoae, Farhat Thabet, Mathieu Jan:
Deriving Pipeline Models for Timing Analysis from High-Level HDL Processor Designs. MEMOCODE 2022: 1-8

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.